Increase your skill, knowledge and expertise in business, technology and personal development

By clicking below, you agree to our terms and conditions and our privacy policy.

Already have an account?    Login

Welcome back to eduplusnow

Don't have an account yet?    Sign-Up

Enter your email address below.
We'll look for your account and send you a password reset email.


Digital System Design using Verilog

Digital System Design using Verilog

Verilog is the most commonly used HDL in design, verification and synthesis of electronic systems

Created by Abhay Chopde



This course provides an overview of the Verilog hardware description language (HDL) and its use in programmable logic design. The emphasis is on the synthesizable constructs of Verilog HDL; however, the trainee will also learn about other simulation constructs which are useful in testing/verifying the design. The course has an extensive laboratory/project work in Verilog simulator.

Video Lectures


Course Instructor

Download The Course Brochure

Complete the course successfully to obtain this prestigious recognition from edu plus now